Verification Methodology Manual for Systemverilog

Light foxing to edge of pages. - Great overall condition. Minor cosmetic wear. No noteworthy blemishes. No writing. ; - We're committed to your satisfaction. We offer free returns and respond promptly to all inquiries. Your item will be carefully wrapped in bubble wrap and securely boxed. All orders ship on the same or next business day. Buy with confidence.

From Publisher:

Provides a reference methodology that can be adopted by designers and verification engineers for all types of System-on-a-Chip projects. With authors from ARM(R) and Synopsys(R), it combines ARM's expertise in the verification of complex, configurable IP from transaction-level SystemC to timing-critical register-transfer level (RTL) implementation, and Synopsys' strength in delivering an integrated RTL and system verification platform, including tools and verification IP. Verification Methodology Manual for SystemVerilog describes SystemVerilog language features relevant to functional verification and provides a blueprint for a robust, scalable verification architecture based on industry best practices. This book also specifies a standard set of libraries for assertions and commonly used verification functions, such as stimulus generation, simulation control and coverage analysis, to help implement the recommended methodology. The Manual can help SoC development teams achieve faster and more effective design verification. It also guides verification IP providers to follow a consistent and well-documented architecture, enabling end users to easily integrate verification IP from multiple sources.

Product Info

ISBN: 0387255389

ISBN-13: 9780387255385

Publisher: Springer

Year: 2005

Type: Used

Binding: Hardcover

Seller Info

TrueOakBooksLLC

Address: 574 New Paltz Rd Highland, New York

Website: https://www.trueoakbooks.com

Country: United States